A Study of a Fast Booting Technique for a New memory+DRAM Hybrid Memory System 


Vol. 42,  No. 4, pp. 434-441, Apr.  2015


PDF

  Abstract

Next generation memory technologies, which we denote as ‘new memory’, have both non-volatile and byte addressable properties. These characteristics are expected to bring changes to the conventional computer system structure. In this paper, we propose a fast boot technique for hybrid main memory architectures that have both new memory and DRAM. The key technique used for fast booting is write-tracking. Write-tracking is used to detect and manage modified data detection and involves setting the kernel region to read-only. This setting is used to trigger intentional faults upon modification requests. As the fault handler can detect the faulting address, write-tracking makes use of the address to manage the modified data. In particular, in our case, we make use of the MMU (Memory Management Unit) translation table. When a write occurs to the boot completed state, write-tracking preserves the original state of the modified address of the kernel region to a particular location, and execution continues. Upon booting, the fast booting process restores the preserved data to the original kernel region allowing rapid system boot-up. We develop the fast booting technique in an actual embedded board equipped with new memory. The boot time is reduced to less than half a second compared to around 15 seconds that is required for the original system.


  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

H. H. Song, Y. J. Moon, J. H. Park, S. H. Noh, "A Study of a Fast Booting Technique for a New memory+DRAM Hybrid Memory System," Journal of KIISE, JOK, vol. 42, no. 4, pp. 434-441, 2015. DOI: .


[ACM Style]

Hyeon Ho Song, Young Je Moon, Jae Hyeong Park, and Sam H. Noh. 2015. A Study of a Fast Booting Technique for a New memory+DRAM Hybrid Memory System. Journal of KIISE, JOK, 42, 4, (2015), 434-441. DOI: .


[KCI Style]

송현호, 문영제, 박재형, 노삼혁, "뉴메모리+DRAM 하이브리드 메모리 시스템에서의 고속부팅 기법 연구," 한국정보과학회 논문지, 제42권, 제4호, 434~441쪽, 2015. DOI: .


[Endnote/Zotero/Mendeley (RIS)]  Download


[BibTeX]  Download



Search




Journal of KIISE

  • ISSN : 2383-630X(Print)
  • ISSN : 2383-6296(Electronic)
  • KCI Accredited Journal

Editorial Office

  • Tel. +82-2-588-9240
  • Fax. +82-2-521-1352
  • E-mail. chwoo@kiise.or.kr